Home/ Category/ Integrated Circuits (ICs)/ PLDs/ CY7C342B-30JC

CY7C342B-30JC

Manufacturer:

E2V

Factory Lead Time

Package Case:

Datasheet:

Rohs:

Inventory:

In Stock

Quantity:

Delivery:

Payment:

In Stock : Please Inquire

Share

Please send RFQ , we will respond immediately.

Contact Name

Business Email

Company Name

Country

Quantity

User Guide

Purchase & Inquiry

Package

Purchase

You may place an order without registering to Us.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

CY7C342B-30JC information

Specifications

CY7C342B-30JC technical specifications, attributes, parameters and parts with similar specifications to CY7C342B-30JC .

manufacturer
E2V
Surface Mount
YES
Number of Terminals
68
Clock Frequency-Max
50 MHz
Ihs Manufacturer
CYPRESS SEMICONDUCTOR CORP
Manufacturer
Cypress Semiconductor
Manufacturer Part Number
CY7C342B-30JC
Number of I/O Lines
52
Operating Temperature-Max
70 °C
Package Body Material
PLASTIC/EPOXY
Package Code
QCCJ
Package Description
PLASTIC, LCC-68
Package Equivalence Code
LDCC68,1.0SQ
Package Shape
SQUARE
Package Style
CHIP CARRIER
Part Life Cycle Code
Obsolete
Part Package Code
LCC
Risk Rank
8.77
Rohs Code
No
Supply Voltage-Max
5.25 V
Supply Voltage-Min
4.75 V
Supply Voltage-Nom
5 V
JESD-609 Code
e0
Terminal Finish
Tin/Lead (Sn/Pb)
Additional Feature
LABS INTERCONNECTED BY PIA; 8 LABS; 128 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK
HTS Code
8542.39.00.01
Subcategory
Programmable Logic Devices
Technology
CMOS
Terminal Position
QUAD
Terminal Form
J BEND
Terminal Pitch
1.27 mm
Reach Compliance Code
not_compliant
Pin Count
68
JESD-30 Code
S-PQCC-J68
Qualification Status
Not Qualified
Power Supplies
5 V
Temperature Grade
COMMERCIAL
Propagation Delay
45 ns
Organization
7 DEDICATED INPUTS, 52 I/O
Seated Height-Max
5.08 mm
Programmable Logic Type
OT PLD
Output Function
MACROCELL
Number of Macro Cells
128
JTAG BST
NO
Number of Dedicated Inputs
7
In-System Programmable
NO
Length
24.2316 mm
Width
24.2316 mm